synth_tools

Back

5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:40:31 2021 ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 0 Minor layout tweaks Schematics/Fireball_VCO.pdf | Bin 16561 -> 0 bytes From b284a71188b23f9f8c43bee1fcce2820249f4384 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Build images Images/PXL_20210831_000922493.jpg | Bin 138868 -> 139972 bytes Docs/precadsr_bom.md | 4 .../PCB/precadsr_Gerbers/precadsr-F_SilkS.gbr | 1166 .../PCB/precadsr_Gerbers/precadsr-NPTH.drl | 4 .../Panel/precadsr-panel/precadsr-panel.pro | 30 .../precadsr_aux_Gerbers/precadsr-F_Mask.gbr | 185 .../precadsr_aux_Gerbers/precadsr-F_Paste.gbr | 4 .

| Synth_power_2x5 | Pin header.
1 SIP socket, 2.54 mm.
0.758295 -0.595618 0.265006 facet.

New Pull Request

Labels Milestones