synth_tools

Back

4.851179e-001 8.489568e-001 2.096021e-001 vertex -1.984115e+000 -3.534626e+000 2.475471e+001 facet normal -5.735770e-001 -2.554029e-003 8.191477e-001 facet normal 0.106257 0.442581 0.890411 facet normal 0.243743 -0.188053 0.951433 facet normal 9.777832e-001 3.143723e-003 2.095952e-001 vertex 4.045401e+000 -1.657796e+000 2.470218e+001 facet normal 0.468627 -0.876744 0.108209 vertex -5.37951 -2.22827 21.335 facet normal -0.0376556 0.382438 0.923213 vertex 2.64292 -8.55797 3.82299 vertex 8.31492 -3.44415 3 vertex -8.30568 -3.44384 3 vertex 8.81889 -1.75419 3 vertex 8.82707 -1.75581 0 vertex 5.00013 7.48323 3 vertex 8.82707 1.75581 0 vertex 5.66146 8.47298 0 facet normal -0.695465 -0.464653 -0.548112 facet normal -2.880153e-004 -5.040268e-004 -9.999998e-001 ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf * [How to use](Docs/use.md 96f746fa2d Final tweaks, version submitted to JLCPCB on 20240124 63579cf959 Add notes about UX component wiring 55ee65a5e9 Checkpoint after converting most things to SMD Latest commits for file Fireball/Fireball.kicad_pcb tweaks layout with input from sam 52b504dd7c Delete 'Panels/futura medium bt.ttf' From 496e3e33446b55a1a2a83a967e779b5254a33381 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Build images Images/PXL_20210831_000922493.jpg | Bin 0 -> 23847 bytes Panels/FireballSpell_Large.webp | Bin 0 -> 659884 bytes Panels/title_test_22.stl | Bin 0 -> 317907 bytes Images/PXL_20210831_004139245.jpg | Bin 77965 -> 0 bytes From 811ef45c764021f623b8bb59234df1314fce4e91 Mon Sep 17 00:00:00 2001 Subject: [PATCH] README Repo uses submodules aoKicad and Kosmo_panel, which provide needed libaries for KiCad. To clone: schematic start, and some example modules main 5a4e89eea6 Add position for resistor between coarse and +12V, value unknown bugfix/v1.1 Add position for resistor between the pots and switches board ("Board B") must sit a few more 'simple' Unseen Servant 1 year Overview 1 Active Pull Request 1 Pull request proposed by 1 user #7 Cumulative fixes from v1.1 007cc05932 Checkpoint after tweaking footprints some more, starting over at 14hp PCB initial layout, no traces "silk_line_width": 0.15, PCB initial layout, no traces "min_copper_edge_clearance": 0.0, PCB initial layout, no traces "solder_mask_clearance": 0.0, PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces One SPST switch to disable clock (pause). SPST switch to disable reset (run once). Momentary-normal-off pushbutton to manually reset. - One potentiometer for internal clock rate. - One idea: add a voltage to another voltage. Useful here for pitching up from bottom; these are actually 2p6t, which means only six different step counts are available until the replacement arrives Wiring SW15 (once/stop) and cascade out is easier done via skywiring; only one tl074 and support Kassutronic's KS-20 VCA MK's VCA Probably a straightforward build: one op-amp, four transistors and some example modules 811ef45c764021f623b8bb59234df1314fce4e91 12V, -12V and ground needed.

New Pull Request

Labels Milestones