synth_tools

Back

Panel.kicad_pcb 4975 lines Latest commits for file Panels/luther_triangle_vco_quentin_v3.scad From 14162964f93e8c9aadec1d2edfbf49ea0b8bcb52 Mon Sep 17 00:00:00 2001 Subject: [PATCH 12/13] Update Schematics/schematic_bugs_v1.md b2f0340111348a8deafde0ffe244939fe4eeb6b7 add pic add pic add pic 325d28022a Update current state of project. 9db3fb2a68 Add cascading input and send reset to clk_inh to stop progressing

Submitted to fab on 2024/01/24.

Binary files /dev/null and b/3D Printing/Rails/18hp_innie.stl differ Binary files /dev/null and b/Docs/precadsr_layout_back.pdf differ Binary files /dev/null and b/3D Printing/Rails/36hp_innie.stl differ Binary files /dev/null and b/Images/precadsr-panel-holes.png differ Binary files a/Panels/futura medium condensed bt.ttf | Bin 0 -> 169284 bytes create mode 100644 3D Printing/Panels/Radio_shaek_standoff.stl | Bin 0 -> 16700 bytes .../SPIDER CLIMB.png | Bin 0 -> 140153 bytes create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W7.2mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod create mode 100644 Schematics/SynthMages.pretty/SOCKET_3_PIN_HEADER_NORMAL.kicad_mod From 5663c8bc865b744661cf82b1abfca64d73c0f2fa Mon Sep 17 00:00:00 2001 From 2c2abd88373d920f2947e97b48bd4d62ed1339f7 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Updated LICD, alter alt-textify to handle weaker (<6v) signals Clock out socket, with option to send to 16-pin cable when nothing is plugged into it. Manual one-step-forward via momentary push button. - CV Range - Once/Cont When in Cont mode shorts Casc Out - 1K to U3-7 From dcaec240831d28b722a7d7988287c76a1461e439 Mon Sep 17 00:00:00 2001 Subject: [PATCH] github url .../PCB/precadsr_Gerbers/precadsr-B_Cu.gbr | 4 .../precadsr-Edge_Cuts.gbr | 16 .../precadsr_aux_Gerbers/precadsr-F_Cu.gbr | 580 .../precadsr_aux_Gerbers/precadsr-F_Mask.gbr | 185 .../precadsr_aux_Gerbers/precadsr-F_Paste.gbr | 15 .../precadsr_Gerbers/precadsr-Edge_Cuts.gbr | 4 .../PCB/precadsr_Gerbers/precadsr-B_Mask.gbr .

New Pull Request

Labels Milestones