Labels Milestones
BackLines }, "silk_line_width": 0.15, PCB initial layout, no traces PCB initial layout, no traces "other_line_width": 0.15, PCB initial layout, no traces Initial kicad, images, gitignore for kicad backups afea9d5a2c Final revision; added custom DRC as project file tstamp 6b7d6cc6-a11c-4566-a5f2-ddde4d827642) Final revision; added custom DRC as project file.
New Pull Request