synth_tools

Back

Plug, ethernet, 8P8C, RJ45 Plug AJP92A8813 8P8C RJ45 ethernet connector with transformer and POE, https://abracon.com/Magnetics/lan/ARJP11A.PDF Shielded, LEDs, 4 Ports, https://cdn.amphenol-cs.com/media/wysiwyg/files/drawing/rjhse538x04.pdf RJ45 8p8c ethernet cat5 1 Port RJ45 Magjack Connector Through Hole Mount Test Points Keystone Miniature THM Test Point 5010-5014, http://www.keyelco.com/product-pdf.cfm?p=1319 SMT Test Point- Micro Miniature 5015, http://www.keyelco.com/product-pdf.cfm?p=1353 SMT Test Point- Micro Miniature 5019, http://www.keyelco.com/product-pdf.cfm?p=1357 wire loop as test Point, diameter 3.0mm z-position of LED center 3.0mm 2 pins LED_Rectangular, Rectangular, Rectangular size 5.0x2.0mm^2 z-position of LED center 1.6mm, 2 pins LED, diameter 8.0mm, 2 pins, diameter 3.0mm z-position of LED center 6.0mm 2 pins Datasheet can be generous with this design is the first Schematics/SynthMages.pretty/3.5mm_jack_hole_nonpcb.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/DIP-8_W7.62mm_Socket_LongPads.kicad_mod Normal file View File // testing futura vs quentincaps in F6 rendering //font_for_title = default_label_font; title_font_size = 12; // overkill; currently three 3.5mm jacks needing 8mm //calculated x value of exact middle of panel after deducting left/right sub-panels // top left [left_edge, 0], // drop to axis [left_edge, -extra_depth], // top horizontal rib // h_wall(h=1.6, l=right_rib_x); // one more vertical to mount the circuit board to, dead center // one more to mount the circuit board to, dead center pcb_holder(h=10, l=top_row-rail_clearance*2, th=1.15, wall_thickness=1); // lower h-rib reinforcer ## Photos [to be added] ## Documentation: ### Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md ``` git clone git@gitlab.com:rsholmes/precadsr.git git submodule update Find and replace last few thin traces, fix teardrops and gnd fill db7d02719b68f4d2f81a25d8b6527257f18cc3a1 Embiggen traces, add teardrops updated C5 footprint & tracing; schematic annotation Add 55k-ish resistor to coarse knob to fix tuning range main ENV/Envelope/Envelope.kicad_sch 1474 lines Binary files /dev/null and b/Images/precadsr-panel.png differ Latest commits for file Envelope/Envelope.kicad_pro Latest commits for file Panels/FireballSpellVertSmaller.png (min_thickness 0.25) (filled_areas_thickness no min_thickness 0.25) (filled_areas_thickness no (end -4.5 6 (end -1.23 -6.85 (end -1.8 -6.85 (end 1.8 0 (end -5 -7.9 (end -5 -7.9 (end -5 6.5 (end 5 -7.9 (end -4.5 -4.45 (end -4.5 -4.5 (end 0.72 -4.5 (end 0.72 -4.5 (end 4.5 6 (end -1.23 -6.85 (end 1.8 0 (end -0.261252 -0.735 (end -0.261252 -0.735 (end -0.261252 0.735 (end 0.261252 0.735 (end 0 -2.667 (end 0 4.953 (end 0 -10.287 (end 0 10.033 (end 1.27 -6.35 (end 1.27 -13.97 (end 2.286 1.016 (end -2.286 -1.016 (offset 0.254.

New Pull Request

Labels Milestones