Labels Milestones
BackUpdates Add circuit blocks to kick drum schematic main From 5209c5fd76f5cb84bb09be3d7c836a3c6a5d5355 Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint after roughing out middle PCB Move LED resistors checkpoint after roughing out middle PCB .../Unseen Servant/Unseen Servant.kicad_sch | 785 **UI:** edits README.md file again 8976a63dc0 edits README.md file 4f6e9e0984 Updated LICD, alter alt-textify to handle weaker (<6v) signals Sequencer cascading to trigger a second sequencer's run, which then re-triggers the first. - Trigger out - CLK out - RESET / CASCADE out - RESET / CASCADE out - could be other values, ceramic may work, test debouncing. Maybe enlarge footprint if needed. - Resistor footprint could stand to be larger than the SPDT switch, needed a nut behind the panel module v_wall(h, w) { // Two Lumps Features already done: Internal clock with manual control. - Clock rate goes down when resistance goes up, opposite to expectation. Glide fix a5c5ff12ce18fecaaf346f973863d12bf361ac82 Notes from MK's PCB livestream # Format documentation: http://kicad-pcb.org/help/file-formats/ # Temporary files *.000 *.bak *.bck *.kicad_pcb-bak *.kicad_sch-bak *-backups */fp-info-cache *.kicad_prl *.sch-bak *~ _autosave-* *.tmp *-save.pro *-save.kicad_pcb fp-info-cache # Autorouter files (exported from Eeschema *.csv *.lck ########################## # Additional ignored # KiCad backups folders temp_* # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes Total unplated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes are merged with plated holes unplated through holes: unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 .../Panels/SPIDER CLIMB.png | Bin 0 -> 578884 bytes .../Panels/Radio_shaek_standoff_thick.stl | Bin 0 -> 38764 bytes .../Font files/futura medium condensed bt.ttf ec09111f77 Futura BT font files ... Delete 'Panels/futura light bt.ttf' 4fd9d8b7bf Delete 'Panels/Futura XBlk BT.ttf' e825437e5d Upload files to '3D Printing/Panels/AD&D 1e spell names in Filmoscope Quentin/Panels/COLOR SPRAY.png differ Binary files /dev/null and b/Hardware/Panel/precadsr_panel.png differ Cell (black box KASSU / AO Grid is metric (mm), left edge centeris at (50,150). Note