3
1
Back

Intent is to collect findings from researching other potential fab plants. Our standard design is the decade counter expects CLOCK to pass 1/2 of V+ (i.e. 6v) but many external clock sources cycle between 0v and 5v or even much less. - One potentiometer per step, to set output voltages. (10) One potentiometer for internal clock rate (if onboard clock is used // 11 SPDT switches: // 10 steps (sw1-sw10 // 1 for cv glide atten (rv15.

New Pull Request