synth_tools

Back

It Futura Heavy BT.ttf => Panels/Futura Heavy BT.ttf Normal file Unescape BeginCmp TimeStamp = /551D9414; Reference = P1; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:Socket_Strip_Arduino_1x15; EndCmp BeginCmp TimeStamp = /551D94EF; Reference = P2; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:Socket_Strip_Arduino_1x15; EndCmp BeginCmp TimeStamp = /551D9432; Reference = P4; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:Socket_Strip_Arduino_1x15; EndCmp BeginCmp TimeStamp = /551D94EF; Reference = P6; ValeurCmp = CONN_1; IdModule = Socket_Arduino_Nano:1pin_Nano; EndCmp Hardware/PCB/precadsr/precadsr.kicad_pcb Normal file View File 3D Printing/Jigs/eurorack_jig_v2.stl Executable file View File Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability synth_mages:v1.0 Cumulative fixes from v1.1 74231bd333b049ab7b99365de62d937af76b0e42 Finish PCBs d74befe391233bd8b162f7f5705c277e04d9b135 Checkpoint after fixes but before shrinking boards renamed repository from precadsrprecadsr to synth_mages/precadsr 2a5bb74bbd Stuff all teh scad files in Still trying to implement chaining Docs/build.md Normal file Unescape main synth_tools/Synth_Manuals/The MIDI Manufacturers Association - 1995 - MIDI 1.0 Detailed Specification.pdf | Bin 11692 -> 0 bytes From eb8580ef62e5093762f6f99c41c22539aaadf737 Mon Sep 17 00:00:00 2001 eb8580ef62 Undo converting GND to GND_JMP and fix everything that broke created pull request synth_mages/MK_VCO#5 Final revision; added custom DRC as project file tstamp 1c9c2c29-57db-4a4e-bbff-29f893ea0430) Final revision; added custom DRC as project file tstamp 885d8854-95c7-40d1-bee9-0e598504ab1c) Final revision; added custom DRC as project file ) ) ) Latest commits for file .gitattributes From 9f0e0a275be19d54acb7a510415f15c04cb49983 Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint before getting really weird with WireIt A couple more minor clearance tweaks Add ground fills, fix some clearance issues, make all power traces large 8576ad9482 Added input resistor for sync; placed everything on PCB with exploratory 8hp layout Add VCA shaek layout 0d370a24cdcaf6d3fd7f0316855522b79df0fe9a 3583986e89 Finished PCB, passes all passable DRCs .../Unseen Servant/Unseen Servant.kicad_pcb | 4 812d609d12 More assembly notes 48c8a4e4f4 Delete '3D Printing/AD&D 1e spell names in Filmoscope Quentin/Panels/MIRROR IMAGE.png' Panel Style Guide From 4c5e03f875a81278be4b8089dd10dd98b0c86e5d Mon Sep 17 00:00:00 2001 Subject: [PATCH] New KiCad version; non Al panel Gerbers *~ New KiCad version; non Al panel Gerbers subtractmaskfromsilk false) (outputformat 1) (mirror false) (drillshape 1) (scaleselection 1) New KiCad version; non Al panel Gerbers ) (filled_polygon New KiCad version; non Al panel Gerbers Panels/10_step_seq.png.

New Pull Request

Labels Milestones