synth_tools

Back

N Binary files a/Panels/futura medium bt.ttf | Bin 139972 -> 140153 bytes main MK_VCO/Schematics/MK_VCO_RADIO_SHAEK.diy 5515 lines Binary files /dev/null and b/caixa_sr2.png differ From ef3a1f8c03719dbc0f150781ee9810f0ed7b4301 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add some perfboard sections, power headers, teardrops Add some perfboard sections, power headers, teardrops checkpoint before getting really weird with WireIt A couple more minor clearance tweaks Add ground fills, fix some clearance issues, make all power traces large Add ground fills, fix some clearance issues, make all power traces large Added input resistor for sync; placed everything on PCB with exploratory 8hp layout ec67859b1c2779470b99801ce69f8850b83fa3e1 Start of LM13700 version to see why 0d3d72c49e Use THT electrolytics, finish SMT layout, try on quentin font for size From d8deca9307af08e321f2f6168a97d7f0d7734956 Mon Sep 17 00:00:00 2001 Subject: [PATCH] More cleanup More cleanup More cleanup d12ec1f19bbae8f01395e4c76a152d3d4ce7a3d4 Align panel to integer pseudo-origin, remove testing text, decrease title label font size to 9mm and align it precisely for repeatability Change transistor footprint to inline_wide, fix DRC ground plane Change transistor footprint to inline_wide, fix DRC ground plane created pull request synth_mages/MK_VCO#1 32ded0979b Fix rail clearance issues, make all power traces large Added input resistor for sync; placed everything on PCB with exploratory 8hp layout 2x Sockets, all three pins need wires: - clk in - glide in (j16/j17 // cv range (switch between 2.5v and 5v max // gate out // cv out (j7/j6) // pause cv in (j18/j19 // run/stop (switch // cv out (j7/j6 // pause cv in (j18/j19 // 1 for run/stop (sw14) .

New Pull Request

Labels Milestones