Labels Milestones

Back

Y="4.6"/> Update luther's layout Update luther's layout Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes Total unplated holes count 16 Not plated through holes: unplated through holes: ============================================================= 2bd01a1ff2d30ca3cff647bbf3b80645437cc07c start 9060b76361734f9abf9a1c676dd9110e9ced917b initial kicad project initial kicad project .../OttosIrresistableDance.kicad_pcb | 2 | 10uF | Polarized capacitor | | | | | | | | | | | | | U2 | 1 | 1 nF | Unpolarized capacitor | .

• Fixation holes 3.2mm Heatsink, 12.70mm x 26.16mm x.
• Distributed by WIZnet (https://wizwiki.net/wiki/lib/exe/fetch.php?media=products:wiz550web:wiz550webds_kr:j1b1211ccd.pdf.
• HLE-141-02-xxx-DV-BE, 41 Pins per row (http://suddendocs.samtec.com/prints/hle-1xx-02-xxx-dv-xx-xx-xx-mkt.pdf, http://suddendocs.samtec.com/prints/hle-dv-footprint.pdf.
• AA, https://www.ti.com/lit/ds/symlink/tmp20.pdf#page=23 R-PDSO-N5, DRL, JEDEC MO-293B Var UAAD-1.

New Pull Request

0 Open 0 Closed

Label

Show archived labels

Use alt + click/enter to exclude labels

All labels No label

Milestone

All milestones No milestones

Project

All projects No project

0 Open 0 Closed

Close

Label

Clear labels

Milestone

No milestone

Projects

Clear projects