3
1
Back

Additional ignored # KiCad backups folders *-backups # Compressed files *.zip # Mac stuff *.DS_Store # Emacs temps *~ \#* # LTSpice Simulations/*.log Simulations/*.raw Simulations/*.txt Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes T5 15.200mm 0.5984" (1 hole Total plated holes count 16 ============================================================= Total unplated holes count 16 Latest commits for file Panels/FireballSpell.dxf 99b8f1493d Go to file d952ec97f3 Merge issues to be able to add hard sync to schematic, laid out PCB with exploratory 8hp layout Schematics/Enlarge/Enlarge.kicad_prl | 10 nF HIHAT_MANUAL.pdf Normal file View File Examples/EG_MANUAL.pdf Normal file View File # Format documentation: http://kicad-pcb.org/help/file-formats/ # Temporary files *.000.

New Pull Request