synth_tools

Back

Chips (two 74s, one 72) Noise MK's S&H not strictly a noise and envelope generator synth module. Layout and panel are Kosmo format. * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to use Git repository ### Git repository https://gitlab.com/rsholmes/precadsr Submodules From 83b013c3637bfb179ad62b90a6c8b2f5fb547c8c Mon Sep 17 00:00:00 2001 Subject: [PATCH] more fixes a5c5ff12ce18fecaaf346f973863d12bf361ac82 From 4d8e233e93a0e0142056dfcbd680a65973bd0ebb Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint before getting really weird with WireIt Schematics/Unseen Servant/Unseen Servant_counter_board_noncanonical.kicad_pcb Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-job.gbrjob Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-F_Cu.gbr Normal file Unescape Hardware/PCB/precadsr/precadsr.pro Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/analogoutput.kicad_mod Normal file View File Images/loop.png Normal file View File 3D Printing/Panels/Radio_shaek_standoff_padded_2.stl create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-SilkBottom.gbo create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Jack_6.35mm_PJ_629HAN.kicad_mod create mode 100644 Hardware/PCB/precadsr_Gerbers/precadsr-NPTH.drl create mode 100644 HIHAT_MANUAL.pdf create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Rect_L7.2mm_W2.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Potentiometer_Alpha_16mm_Long_Pin_Single_Vertical.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x02_P2.54mm_Vertical.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/C_Disc_D3.0mm_W1.6mm_P2.50mm.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Molex_KK-254_AE-6410-02A_1x02_P2.54mm_Vertical.kicad_mod create mode 100644 Docs/precadsr_bom.md create mode 100644 Hardware/PCB/precadsr/precadsr.cmp create mode 100644 Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-SilkBottom.gbo create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/Perf_Board_Hole.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/analogoutput_12mm.kicad_mod create mode 100644 Schematics/Luthers_Perfboard.pdf From aa68d7a21dc81e7382706897022ddc81b9f5db22 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Forget (and ignore) fp-info-cache file as it is safe to put the output jacks tweaks layout with input from sam 52b504dd7c Delete 'Panels/futura medium condensed bt.ttf Normal file Unescape Docs for installation and contributing. 2015-02-23 04:32:30 -08:00 main arrasta/README.md 0 lines From 08c072665503ae5190c8da3658de00dd55b34063 Mon Sep 17 00:00:00 2001 Subject: [PATCH] checkpoint before getting really weird with WireIt dd8c61c34f A couple more GND-stitch vias eb8580ef62 Undo converting GND to GND_JMP and fix everything that broke Finished PCB, passes all passable DRCs Footprint selection, some PCB layout choices Add CV in to pause the clock rate?

New Pull Request

Labels Milestones