3
1
Back

Vertex -2.718651e+000 -3.164811e+000 2.484855e+001 facet normal -0.900373 -0.423684 0.0990995 facet normal -0.831538 0.555468 5.74269e-08 facet normal -0.12473 -0.987208 0.0993096 facet normal 0.265169 -0.618852 0.739397 facet normal -0.704821 0.704821 0.0803382 facet normal 5.748339e-01 8.182700e-01 -3.384660e-04 vertex -1.013535e+02 9.290297e+01 2.550000e+00 facet normal 0.0814915 -0.0817041 0.993319 vertex -4.77321 -4.19228 7.82455 facet normal 6.586177e-001 2.932777e-003 7.524720e-001 facet normal 0.734385 -0.39254 0.553707 facet normal 7.640264e-01 6.451849e-01 -0.000000e+00 facet normal -2.801356e-02 9.996075e-01 3.524119e-04 facet normal 0.615699 0.52587 0.586835 facet normal 0.900548 -0.423258 0.0993298 facet normal -4.814240e-02 -2.065603e-03 9.988383e-01 facet normal 9.659165e-001 4.301044e-003 2.588180e-001 facet normal 0.881921 0.471397 0 vertex 1.31069 3.16429 12.85 vertex 1.54908 3.005 9.425 facet normal -1.011997e-14 5.429241e-15 -1.000000e+00 d8eca8dc7e Go to file d8eca8dc7e Add note resulting from real TL0x4, probably

  • Change page size to 9mm and align it precisely for repeatability b11a8d3187 Change transistor footprint to inline_wide, fix DRC ground plane Updates from real TL0x4, fix pots being backwards, tighten up schematic, fit letter.

    New Pull Request