synth_tools

Back

Schematics/Kassutronics_Slope_Build_Docs_2.0A.pdf Normal file Unescape Hardware/Panel/precadsr-panel-Gerbers/precadsr-panel-CuTop.gtl Normal file View File Images/IMG_6777.JPG Normal file Unescape Hardware/PCB/precadsr/Kosmo_panel.pretty/Kosmo_Panel_Dual_Slotted_Mounting_Hole_NPTH.kicad_mod Normal file Unescape Hardware/PCB/precadsr/ao_tht.pretty/PPTC_RXEF025.kicad_mod Normal file View File Hardware/PCB/precadsr_aux_Gerbers/precadsr-F_Mask.gbr Normal file View File Panels/FireballSpellVertVerySmall.png Normal file Unescape Hardware/PCB/precadsr/precadsr.cmp Normal file Unescape Hardware/Panel/precadsr_panel_al/precadsr_panel_al.pretty/precadsr-panel-art.kicad_mod Normal file Unescape module railWithHoles(height) { difference(){ color([.1,.1,.1]) panel(width); scale([.38,.38,-.005]) surface("FireballSpellVertSmaller.png", center=true, invert=false); } module pushbutton_switch_6mm() { From 5e32fb4fc0953f2a10f8dc9cf7a0a3653bcbf4f2 Mon Sep 17 00:00:00 2001 Subject: [PATCH] tracks the ratsnest and compactifies the power subsystem 972d8b1e07 adds front panel Added schmancy pcb for v2 front panel components and interconnects between middle and bottom boards. Latest commits for file Docs/precadsr_layout_front.pdf Panels/dual_vca.scad Normal file View File 398c2b234c Checkpoint after re-centering sliders, before removing redundant LED resistors light tweaks checkpoint after roughing out middle PCB Binary files /dev/null and b/Synth_Manuals/Kassutronics_Slope_Build_Docs_2.0A-1.pdf differ Binary files /dev/null and b/Panels/Font files/futura light bt.ttf Normal file Unescape Dual_VCA.diy Normal file Unescape Panels/10_step_seq_40hp_v1.scad Normal file Unescape Hardware/PCB/precadsr_Gerbers/precadsr-PTH.drl Normal file Unescape Hardware/PCB/precadsr/precadsr.cmp Normal file View File Panels/label_test.stl Normal file View File Synth_Manuals/Kassutronics_Slope_Build_Docs_2.0A-1.pdf Normal file View File 3D Printing/Cases/Eurorack 2-Row/rail.scad Executable file View File Panels/FireballSpell_Large_bw.png Executable file View File Datasheets/tl074.pdf Normal file Unescape Drill report for precadsr-panel.kicad_pcb Created on Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) Total plated holes count 16 Not plated through holes are merged with plated holes count 16 Not plated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole T3 7.000mm 0.2756" (6 holes) T4 10.000mm.

New Pull Request

Labels Milestones