Labels Milestones
Back## Photos [to be added] ## Documentation: * [Schematic](Docs/precadsr.pdf) * PCB layout: [front](Docs/precadsr_layout_front.pdf), [back](Docs/precadsr_layout_back.pdf) * [BOM](Docs/precadsr_bom.md) * [Build notes](Docs/build.md) How to use Git repository From 40ce306867b3d353457e134a232ee65f5767bece Mon Sep 17 00:00:00 2001 Subject: [PATCH] Add design rules for jlcpcb 9360e76802 Add design rules for jlcpcb Add some perfboard sections, power headers, teardrops From 9e7b04561b8893062b3378503805ddd100c7260f Mon Sep 17 00:00:00 2001 main synth_tools/Schematics/SynthMages.pretty/C_Rect_L22.0mm_W6.1mm_P20mm_MKT_BIG_RED_CAP.kicad_mod 41 lines ec89d624dc Delete '3D Printing/Panels/image.png' 3D Printing/Panels/image.png | Bin 0 -> 38860 bytes Panels/futura light bt.ttf From 303a55e23667987c98f6d6f4be567bff3180e8cb Mon Sep 17 00:00:00 2001 .../Panels/MAGIC MOUTH.png | Bin 0 -> 46787 bytes Datasheets/tl074.pdf | Bin 0 -> 259172 bytes Latest commits for branch new_footprints Final revision; added custom DRC as project file tstamp 30cbcf99-eb70-4e15-8409-33e0ecd46602) Final revision; added custom DRC as project file tstamp a19ef654-a631-44b9-8b6b-999333495c1b) Final revision; added custom DRC as project file ad96459571a569a983e452184e49702fe8779c4e created pull request 'More schematics' (#3) from schematic by Eeschema 5.1.10-88a1d61d58~88~ubuntu20.04.1 Generated from schematic by Eeschema 5.1.10-88a1d61d58~88~ubuntu20.04.1 | Refs | Qty | Component | Description | Vendor | SKU | | | | J8 | 1 | 1uF | Unpolarized capacitor | | | Tayda | A-1847 | | | C2 | 1 Hardware/PCB/precadsr/sym-lib-table | 2 | 1N5817 | Schottky Barrier Rectifier Diode, DO-41 | | | | | D1, D2, D3, D4, D5, D6, D7, D8, D9, D10 | 8 | 1N4148 | 100V 0.15A standard switching diode, DO-35 Pin header 2.54 mm spacing"/>
New Pull Request