3
1
Back

Level chip-size package; 15 bumps (6-3-6), 2.37x1.17mm, 15 Ball, 6x3 Layout, 0.4mm Pitch, http://www.st.com/content/ccc/resource/technical/document/technical_note/92/30/3c/a1/4c/bb/43/6f/DM00103228.pdf/files/DM00103228.pdf/jcr:content/translations/en.DM00103228.pdf pSemi CSP-16 1.64x2.04x0.285mm (http://www.psemi.com/pdf/datasheets/pe29101ds.pdf, http://www.psemi.com/pdf/app_notes/an77.pdf UFD Package, 4-Lead Plastic Stretched Small Outline (ST)-4.4 mm Body [SOIC] (https://docs.broadcom.com/docs/AV02-0169EN SOIC 1.27 SSO, 7 Pin Double Sided Module 16-pin module, column spacing 22.86 mm (900 mils), LongPads 28-lead.

New Pull Request