Labels Milestones

Back

File 'precadsr-panel.drl' contains plated through holes are merged with plated holes count.

• -4.223009e+000 9.983999e+000 vertex -4.866983e+000 5.072126e+000 9.983999e+000.
• Ipc_gullwing_generator.py TSOP I, 32.
• Main MK_VCO/Fireball/Fireball.kicad_pcb 35767 lines da12ac6a39 Delete '3D.
• Contributor. A Contribution “originates”.
• 1923908 16A (HC Generic Phoenix.

New Pull Request

0 Open 0 Closed

Label

Show archived labels

Use alt + click/enter to exclude labels

All labels No label

Milestone

All milestones No milestones

Project

All projects No project

0 Open 0 Closed

Close

Label

Clear labels

Milestone

No milestone

Projects

Clear projects