3
1
Back

"different_unit_net": "error", "duplicate_reference": "error", "duplicate_sheet_names": "error", More tweaks after pro review "design_settings": { "defaults": { PCB initial layout, no traces }, Add ground fills, fix some clearance issues, make all power traces large Add ground fills, fix some clearance issues, add PCB slot, more options for potentiometer spoke placement' (#1) from bugfix/10hp into main v1 Final tweaks, version submitted to JLCPCB on 20240124 Experimenting with more panel layout ideas left_rib_x = thickness + 6 + tolerance; extra_depth = 75 + tolerance; rotate_vector_cos = 0.94; // 'x' of 20 degree rotation rotate_vector_sin = 0.34; // 'y' of rotation left_edge = -rotate_vector_sin * rail_depth; right_edge = height - v_margin*2 - title_font_size; working_increment = (working_height-v_margin+thickness) / (9); // generally-useful spacing amount for vertical columns of stuff col_left = h_margin; col_right = width_mm - h_margin; cv_in = [h_margin, row_1, 0]; pwm_in = [input_column + h_margin/2, bottom_row, 0]; pwm_duty = [width_mm - h_margin - working_width/8, row_2, 0]; triangle_out = [third_col, fourth_row, 0]; triangle_out = [output_column, row_1, 0]; fm_pot = [input_column - h_margin/2, bottom_row, 0]; cv_in = [h_margin, row_1, 0]; saw_out = [output_column, row_2, 0]; cv_2b_atten = [right_col, row_5, 0]; audio_out_1 = [right_col, row_6, 0]; cv_1b_atten = [right_col, row_5, 0]; audio_out_1 = [right_col, row_5, 0]; cv_in_2a = [left_col, row_1, 0]; pwm_in = [input_column + h_margin/2, bottom_row, 0]; c_tune = [width_mm/2, top_row, 0]; left_rib_x = thickness * 1.2; right_rib_x = width_mm - 10 ohms between U1-14 and U2-1 when off, more like 1M when off - Glide attenuator (B10k) (join two left pins from below) - Clock In Normal - 1k to U2-8 (AND NOT short to U2-10 Clock Rate - variable resist +6k between U2-8 and U2-9 - Reset Socket to U3-3 = capacitor measurement roughly.

New Pull Request