3
1
Back

Samba_Reggae_1.txt Normal file Unescape ; DRILL file {KiCad 5.1.10-88a1d61d58~90~ubuntu20.04.1} date Sat Aug 7 13:39:59 2021 ; DRILL file {KiCad 7.0.11-7.0.11~ubuntu22.04.1} date Tue Mar 5 20:19:51 2024 Copper Layer Stackup: ============================================================= L1 : F.Cu front L2 : B.Cu back Drill file 'precadsr-panel.drl' contains plated through holes are merged with plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) T5 15.200mm 0.5984" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole Total plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots T2 5.000mm 0.1969" (1 hole Total plated holes unplated through holes: ============================================================= 5ff3077e8252367b7eceb0b21b0803904b695d42 f51b7b97734e404127fa5d5d263acbfd66f116e4 Bring in diylc and openscad design 2cddc4d62d38c9e1b69839f92a19e7915eecbceb 969311f00cbb6d6ece9a25b5fb1d4e2884e468c0 main MK_SEQ/Schematics/Unseen Servant/Unseen Servant.kicad_sch | 42 main MK_VCO/Panels/luther_triangle_vco_quentin_v3.scad 306 lines From 4579d541a87627c8f72d8a9f964497261ff44987 Mon Sep 17 00:00:00 2001 Subject: [PATCH] Footprints, PCB update .../Jack_6.35mm_PJ_629HAN.kicad_mod | 29 .../ao_tht.pretty/Arduino_Nano.kicad_mod | 81 .../CP_Radial_D5.0mm_P2.00mm.kicad_mod | 147 Hardware/PCB/precadsr/precadsr.pro | 22.

New Pull Request