3
1
Back

0.2756" (6 holes T4 10.000mm 0.3937" (4 holes) T5 15.200mm 0.5984" (1 hole Total plated holes count 16 ============================================================= Total unplated holes count 16 Not plated through holes are merged with plated holes unplated through holes: ============================================================= T1 3.200mm 0.1260" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) T3 7.000mm 0.2756" (6 holes) T4 10.000mm 0.3937" (4 holes) (with 4 slots) T2 5.000mm 0.1969" (1 hole) Total plated holes unplated through holes: ============================================================= From a22bca6d29ddc0a54597dab4d11ad9ab7e48e3c6 Mon Sep 17 00:00:00 2001 Images/capsocket.png | Bin 0 -> 1303306 bytes Panels/FireballSpellVertSmall.png | Bin 16561 -> 0 bytes 2 files changed, 37 deletions(- delete mode 100644 README.md create mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/DIP-14_W7.62mm_Socket_LongPads.kicad_mod delete mode 100644 Hardware/PCB/precadsr/ao_tht.pretty/PinHeader_1x02_P2.54mm_Vertical.kicad_mod delete mode 100644 (0 F.Cu signal (31 B.Cu signal (32 B.Adhes user (33 F.Adhes user hide (48 B.Fab user (49 "F.Fab" user (aux_axis_origin 0 0 Y N 1 F N DEF SW_SPDT_MSM SW 0 20 Y N 1 F N DEF SW_Reed_Opener SW 0 40 Y Y 1 F N DEF SW_MEC_5G_LED SW 0 20 Y N 1 F N DEF.

New Pull Request